Manufacturing process variations cause design performance fluctuations and if not accounted for can cause the design to fail to meet performance andor correctness criteria. These variations are fundamentally different from the ususal contamination-related defects which cause structural changes in the integrated circuit such as shorts or opens between conductors.
Ira recent technology generations, the emphasis on reduced time to market often results in the simultaneous design of an integrated circuit and the fabrication process in which it will be built. This codesign situation results in the need for variability forecasting.
This tutorial starts with a review of the sources and impacts of parameter variability, stressing the difference between intra-die and inter-die variations. The tutorial then discusses existing methods for statistical parameter characterization, and closes with some trends and forecasts for variability in the coming technology nodes.
Motivation
Manufacturing process fluctuations cause variability in the electrical properties of integrated circuit devices and wires, and therefore cause variations in the delays of digital gates and interconnects. In order to insure correct operation in the face of such Variability robustness, designers add riming margins at the expense of overall performance.. To illustrate, consider the synchronous digital circuit illustrated in figure 1, consisting of a global clock signal, two launch latches driving two distinct signal paths. Path 1 is dominated by logic gates while the path 2 is a mix of logic gates and wiring. The two paths terminate in two capture latches. In this simple model, assuming that the clock arrives at the launch latches ae TL and at the capture latches at Tc, we can write the following simple timing relationships to insure correct operation: We consider now the impact of process variability in the wire delays, an example of which may be due to variations in inter-layer-dielectric (ED) thickness or metal sheet resistivity. We assume that the clock arrival times, T ' and Tc are strong functions of wire delay since onchip clock distribution is heavily wire dominated. Figures 2 and 3 show plots of the timing and margin of the two paths considering wire variability. In figure 2, the margins is constant since D1 does not depend on wire delay, so one can reduce the margin and consequently the clock period, resulting in higher performance. In figure 3 , however, D2 does depend on wire delay and this causes the margin to vary and possibly change sign, indicating failure.
The margins for the two paths respond differently to wire variations because of the dissimilarity in path delay composition, and reducing the margin in one may result in failure in another. Such simplified first order analysis is one possible mode in which the impact of parameter variability needs to be taken into account during the design and analysis of digital integrated circuits. 
Sources of Variability
From a designer's point of view, IC performance variability is impacted by two distinct sets of factors: 0 Environmental factors which include variations in power supply voltage, temperature and noise coupling among nets. These factors have time constants determined by the operation of the IC and are typically in the range lov9 --10-3s range and are usually analyzed at the intra-die level.
0 PhysicuLfactors are caused by processing and mask imperfections and reliability-related degradation. They have time constants that are determined by the fabrication and wear cycles and are typically in the range lo6 -logs. These factors were traditionally modeled as intra-die shifts in electrical parameters, but their within-die component is rapidly becoming just as important.
Although both sources of variations are important for a manufacturable design, we will deal only with the physical sources of variability, which we denote by P , and which include all device and wire model parameters such as threshold voltage Vth, gate oxide thickness To, and sheet resistivity Rs.
For the purpose of design performance evaluation, we are concemed with two possible cases. In the first, P is constant within a die, but varies within a wafer or lot; in the second, P varies within the die. The next two subsections examine these two cases.
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Inter-Die Variability
When P is constant within a die, this implies that P is independent of the particulars (layout) of the design, and it is common to treat (intra-die) variations in P as variability imposed upon tRe design. Such variability can be analyzed using classical statistical analysis techniques such as worst-case or Monte-Carlo techniques. These methods require only the probability density function describing P and are discussed extensively in [I] and 121.
Intra-Die Variability
Alternatively P can vary within a die because (a) the die is large enough relative to the wafer that wafer-level variation becomes significant within the die, or (b) P has a strong layout dependence, as for the polysilicon nested vs. isolated effect [3]. In this case, determining the design. performance variation becomes more difficult because the number of entities varying is larger; however, there are analysis techniques to estimates the resulting variation, see for example [4,5].
It is common to describe the intra-die variability of a parameter by an equation (after [SI) of the form:
Where the three components of spatial variations are:
1.
2.

3.
Wafer level variations (W): these are typically smooth variations across the wafer due to processing non-uniformities such as themal gradients.
Die level variations (D):
these are caused by imperfections in the mask-making process, and by the interaction between the lithography and the local layout.
Random residuals:
are what remains after the first three components are characterized and is assumed to be normally distributed.
It is important to note that from the designer's point of view, the location of the die within a wafer is completely random. Thus the wafer level variation component appears as a random bias which is a function of the coordinates of the die within the wafer, and of higher level (e.g. lot-to-lot) variations. Due to the relatively small area of the die with respect to the wafer, and the smooth nature of these types of variations, it is reasonable to assume that the wafer level variation can be modeled locally (within the die) as a linear function of the position within the die:
Where the model parameters WO, wZ, wy are random variables and have an associated joint probability density function.
When the layout of a design is complete, it is sometimes possible to model the die-level variation component and thus treat it as a deterministic bias in peifonning subsequent variability analysis (see for example [7] ).
Often, however, either (a) the phenomena involved are not well understood, or (b) the resources necessary to do the modeling are not available. Equivakntly, it may be desirable to estimate the impact of within-chip variations before the physical (layout) design is completed. In such cases, we must revert to a distributional approach where the phenomena is characterized statistically. In this case the random residuals component increases in magnitude to accommodate any variation not modeled: 
Pw
Models of Variability
Current design processes assess circuit performance by using various forms of simulation. A number of simulation levels exist; the most accurate and detailed is the circuit level using primarily tools descended from the original SPICE program [8] . Capacity limits of circuit simulators, however, have given rise to alternatives such as timing simulators [9] which are Fundamentally similar to SPICE but use simplified device models and alternative solution algorithms to achieve a different balance between accuracy and computational cost. A more radical departure is static timing analysis at the gate or device level, which predicts bounds ~n digital circuit timing using path tracing (see for example [IO] ). For this paper, we will only consider the modeling of parameter variability at the circuit (SPICE) level since this is usually the basis for propagating variability up the modeling hierarchy.
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Nominal Models
For the purpose of circuit design, the parameters P which describe a manufacturing process are usually the model parameters required to perform circuit simulation. Internal to a circuit simulator, the model parameters are used to express the dependence between quantities such as current, charge and voltage. A simple example, perhaps the simplest, of a device model is the These are specific to the model being used and can be quite numerous for recent semi-empirical models such as BSIM [18] . We denote these by P.
Then the goal of nomina6 characterization is determination of the set of parameters P which result in the best fit between a set of observed currents over a range of operating conditions V and device dimensions L. This is often done by a mixture of heuristic and formal leastsquares error minimization techniques [12, 21, 22] . The complexity of modem models and the tight requirements on accuracy usually necessitate the more formal approach where the characterization, commonly referred to as the parameter extraction, is performed by solving: subject to constraints on P applied to (a) keep the values of P close to the expected values based on first order physics, andor (b) stabilize the minimization problem in the case where the model is over-parameterized.
Variational Models
The goal of statistical characterization is to determine the probability density function describing the variations in P. Often, a full statistical characterization is not performed and a surrogate extreme-case characterization is done instead. Characterization for extreme cases is well described in [16, 19, 201 and will not consider the extreme-case characterization here.
A straightforward approach to characterize variations in the parameters P involves measuring a number of devices, performing parameter extraction on each set of measurements to get a population of parameters P, and using the population to estimate the statistics of PI.
Based on these statistics, large numbers of hypothetical cases can be simulated to study the resulting variation in performance. Numerous difficulties in this approach exist, including computational costs, data collection requirements, and potentially large errors in performance estimates due to propagation of systematic device model fitting errors, for a detailed discussion and a view of the state of the art in this area see [21] . For an example of the results of such an extraction, see figure 6 which shows pair plots of a number of key device model parameters extracted from one thousand sets of measured device characteristics. The difficulty and high cost of getting reliable and accurate statistics for the model parameters results in a practical situation where (1) the parameter statistics are not updated often to reflect changes and maturation in the fabrication process; and (2) there is often a large incentive to use analysis and design methods which are less sensitive to the detailed statistics of P, hence the extensive use of worst-case analysis techniques which require a simpler statistical description. Nevertheless, ' There are a number of other approaches to solving this problem, see for example 114, 15, 161. 
Within-Die Variation Models
Within-die variation models are in the very early stages of development. Individual effects such as inter-layer dielectric thickness variation have been studied, see [%5] and [6] . This is an important and active area of investigation and it is expected that relevant results will continue to develop for some time.
Trends in Variability
While one can infer quite a bit from studies of trends in device and wire parameters such as the 1997 SUI technology roadmap [23] , it is important to relate those studies back to some technology-independent metric in order to evaluate overall trends in variability. To this end, consider the circuit in figure 4 composed of a source buffer driving an identical destination buffer through a length of minimum-width wire. We strive to examine the trend in the relative impact of wire and device variability on the delay for various technology generations. Across technologies we choose to maintain the W / L ratio for the buffer and find the maximum wire length beyond which inserting another buffer between the source and destination would lower overall delay. This maximum wire length is estimated following [24] as L,,, We then considered the impact of device and wire variations on the delay of this buffedwire combination assuming tolerances conforming broadly to SIA roadmap numbers (see Table 11 ) with some exceptions based on early experience with IBM technologies. Figure 5 shows the tolerances expressed as percentages, which more clearly shows the current trends in the various components. The contributions of device and wire variability to total dellay variability remain fairly con- 
Within-Die Variation Tkemds
The impact of within-die variability of device panmeters has been well studied [5] but wire variability has only recently been studied [25] . This is difficult because within-die variation is composed of systematic (layout dependent) and random components, and the analysis of the systematic component cannot occur until the layout is substantially complete. Early in the design cycle, all within-die variation is random, as the design is completed, part of the variations becomes assessable from models for the systematic component. Figure 5 showed the general trend in total variation. Over the same time span, we see the proportion of L e j f variations that is within-die go from 40% to 65%. To determine the relative impact of the increase in the various components of within-die variations we performed simulations and modeled the delay of the circuit in terms of the basic technology variables:
We then scaled the model coefficients by the expected within-die variability in each of the variables. The results are expressed as percentages in table IV and they show -interestingly-that wire resistivity is becoming one of the dominant source of delay variability. This points to the need for more aggressive use of buffer insertion [24] and wire sizing to control delay variability.
Conclusions
The goal of parameter variability analysis is to predict their impact on circuit performance variability hence design tolerances and ultimately yield. This subject has a rich academic research heritage[2, 261 whichunfortunately-has not always successfully permeated through design automation tools to reach circuit designers. The exceptions in this area are worst-case analysis [27, 19, 16] which is usually supported directly by manufacturing process characterization organizations, and Monte-Carlo analysis, which is part of most modern circuit simulators such as Spice [8] .
As we march headlong into the sub-tenth micron era, the following observations about variability can be made.
Variability as a whole is increasing and the withindie portion of the whole is also increasing.
Wire variability, especially wire resistance, is not negligible and needs to be analyzed to the same degree as active device variability.
Current process characterization methodologies focus on inter-die worst-case variations and need to expand to provide deterministic and statistical models of intra-die variations.
Observing the trends above, one can identify three sets of issues for analysis of variability in the deep submicron regime:
2.
3.
Substantially all of existing practical and theoretical work on yield analysis and maximization techniques has focused on inter-die variations. Since intra-die variations are growing in importance, equivalent techniques need to be developed.
Even where appropriate analysis techniques exist, accurate models and characterization techniques need to be developed for the spatial dependence of parameters.
Detailed study of the impact of process variability on design performance has traditionally been done using circuit simulators such Spice. This was accomplished by analyzing necessarily small but relevant parts of the design one at a time. In order to do full-chip analysis of variability, the analysis techniques must be capable of being applied at the static timing level, since this is the only simulation methodology capable of dealing with a complete modem design. This introduces a number of difficulties, primarily due to the perception that the error margin in performance estimates derived from 
